Register Architecture, width :       10



entity d_ff is
  generic (
    n : natural := 8);
  port (
    ck,en,w_en    : in  std_logic;
    a :in std_logic_vector(n downto 0);
    d_ff_out : out std_logic_vector(n downto 0));
end d_ff;