Register Architecture, synthesis :      9


This generates an enabled register with a tri-state buffer on the output.