Register Architecture, enabled :    6

architecture rtl of d_ff is
 signal q_sig : std_logic;
begin rtll
  process (ck)
  begin 
    if (rising_edge(ck) and en = '1') then
      q_sig <= a;
    end if;
  end process;
  d_ff_out <= q_sig;
end rtl;