Register Architecture, better :     5


 architecture rtl_1 of d_ff is
  signal d_ff_sig : std_logic;
  begin
   process( ck )
   begin
    if (rising_edge(ck)) then d_ff_sig <= a;
    end if;
   end process;
   d_ff_out <= d_ff_sig;
 end rtl_1;