Register Architecture, Ooops!! :       3


 architecture rtl_1 of ff is
  begin
   process( ck, a )
   begin
     if (ck='1') then ff_out <= a;
     end if;
   end process;
  end rtl_1;

Adding 'a' to the sensitivity list implies that this is a latch rather than an edge triggered flip-flop.