Register Architecture,  NOT!! :       2

 architecture rtl_1 of ff is
  begin
   process( ck )
   begin
     if (ck='1') then ff_out <= a;
     else ff_out <= '0';
     end if;
   end process;
  end rtl_1;