Register Architecture :  1

 architecture rtl_1 of ff is

  begin
   process( ck )
   begin
     if (ck='1') then ff_out <= a;
     end if;
   end process;
  end rtl_1;