VHDL Registers, Buses, etc :    0

The vhdl entity for  a simple flip-flop is 

 library IEEE;
 use IEEE.std_logic_1164.all;

 entity ff is
  port(
       ck,a : in std_logic;
       ff_out : out std_logic );
 end ff;