CPU Architecture : States attempt 2


Given that there are a maximum of two states for an execute

1 IR[1..0] 0    gives a better mapping



    IR       Counter value      State

    00         1000             ADD1
               1001             ADD2
    01         1010             AND1
               1011             AND2
    10         1100             JMP1
    11         1110             INC1