CPU Architecture : Sequential States.






2) 
Assign sequential states to sequential counter values, using the INC input to the counter to traverse the states.

Again this reduces the required control logic as a state need only assert the INC signal.

eg. Assign counter value 1 to FETCH2 and counter value 2 to FETCH3. Similarly AND1 and AND2 would be assigned  consecutive values.