CPU Architecture : Establish data paths.


Sort the register
transfers by destination

AR :  AR         PC

AR         DR[5..0]


PC :  PC         PC + 1

PC         DR[5..0]


AC :  AC         AC + DR

AC         AC ^ DR

AC         AC + 1


IR :  IR         DR[7..6]