CPU Architecture : establish the execute steps.



ADD1: DR           M

ADD2: AC           AC + DR


AND1: DR           M

AND2: AC          AC ^ DR


JMP1: PC           DR[5..0]


INC1: AC           AC + 1