CPU Architecture : Fetch - cycle. 2



FETCH3:  IR         DR[7..6],  AR         DR[5..0] 




Copy the instruction into the IR.
Copy the lower 6 bits into the AR as if it's an 
ADD 
or an 
AND 
then this will be the address to get the data from.

This saves one cycle during execute.