CPU Architecture : Fetch cycle. 1


The fetch phase will take three states :

FETCH1:  AR           PC


As AR will be connected to A[5..0], this places the address on the address pins

FETCH2:  DR          M,    PC            PC + 1   



Assert 'read', data available on D[7..0], store in DR. Increment the Program Counter.