CPU Architecture : Fetch - Execute.





Fetch Instruction :
address to memory, on address pins 
mem ready, so signal read, read data pins
Decode is effected by the value in IR
Separate states will represent the instruction execution