VHDL Syntax :        Models 3


The architecture describes the function or structure of the model. This can be :
A data-flow model as in the example just seen
An RTL model
A behavioural model, as in
z <= x + y;
A structural model, or netlist
A state machine model

or even