VHDL Syntax :        Models 2


The second part of the model is the architecture

architecture example1 of and2 is
signal xy : bit_vector(0 to 1);
begin
xy <= x&y;
with xy select
z <= '1' when "11" ,
'0' when others ;
end architecture example1;