VHDL Syntax :         Models


A port is a pin or set of pins on a hardware component. Effectively, a port is a signal. 

port (x, y : in   bit ;
z    : out  bit_vector(7 downto 0)
);

identifier : direction type ;

 EXCEPT for the last entry which has NO ;

Direction = in  out  inout buffer