CPU & VHDL           Assignment Issues


IMPORTANT INFORMATION 

There is ONLY ONE Assignment HAND-IN 

You must keep to the target milestones or you risk failing the module.

Time management is YOUR responsibility


it is IMPOSSIBLE to complete the assigment in one semester as one or two realise every year.

Feedback will be given as you complete each stage allowing you to improve your design.